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ABSTRACT 
Requirements for ever increasing realism in real time 
computer image generation for military mission and 
commercial training, have generated the need for a higher 
performance, more cost effective front-end processor. 
Current computer image generators front-end general purpose 
computers are reaching their performance limits in current 
architectures. 
The tasks of this processor include: real.time 
computations, magnetic disk control, data transfer and 
direct memory access to and from the balance of the compu~er 
image generator. A new front-end processor system is under 
development. This multiple-bus, multiprocessor architecture 
in and of itself does not address disk and external data 
transfer. A peripheral subsystem is therefore researched to 
satisfy these requirements. 
Industry standard peripheral buses and protocols are 
evaluated. A peripheral subsystem, compat.ible with this new 
front-end processor architecture, is proposed. The 
Intelligent Peripheral Interface ·is selected as the optimum 
peripheral subsystem for computer image generation 
application. 
An abbreviated design specification for the proposed 
subsystem is presented. The subsystem performs magnetic 
disk control, data transfer and direct memory access to and 
from the balance of the computer image generator while not 
compromising front-end computational performance. It is 
capable of addressing new levels of performance. Several 
Intelligent Peripheral Interface issues, specific to this 
computer image generation application, are investigated. 
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INTRODUCTION 
Computer image generation refers to the simulation of 
realistic scenes using computers to execute graphics 
algorithms. In the past the target audience has been 
military components, using CIG to provide the visuals for 
mission training. Areas include flight, tank and/or other 
weapons training. New commercial markets are developing in 
low-priced image generation for non-realtime information 
retrieval. 
A typical CIG unit is a pipeline composed of three 
logical elements, frames 1, 2 and 3, so called to convey the 
existence of three pipeline delays through the system, each 
on the order of one frame time~ the time between cathode ray 
tube refreshes of a 60 Hz display, 16.7 ms. 
For purposes of this document, the CIG pipeline begins 
with the Frame 1 general purpose computer. This front-end 
processor is typically an off-the-shelf minicomputer, a 3 to 
7 MIP (millions of instruction per second) machine, 
performing tracking of view point(s), introduction and 
tracking of threats and other moving objects, instructor 
and/or operator station functions and high-speed information 
transfers of computed data and unaltered magnetic disk data. 
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These data transfers take the form of high-speed data 
transfers to the Frame 2 and 3 special purpose computers. 
The second element in the CIG pipeline is the Frame 2 
geometric processor. It performs transcendental function 
and matrix manipulations to derive realtime two-dimensional, 
viewer space versions of the three-dimensional data sourced 
from Frame 1 disks and calculations. 
The last element in the pipeline is the Frame 3 video 
processor. It maps Frame 2 viewer space representations 
into projector space. Texture information arrives from the 
Frame 1 disk subsystem, shading and color information is 
also derived on a per-pixel basis. 
A CIG Frame 1 peripheral subsystem controls the data 
base peripherals and external data transfers of Frame 1. 
The present minicomputer architecture employs independent 
peripheral processors, sharing the system processors bus, to 
accumulate data from disk, tape or elsewhere, then performs 
all DMA transfers back over the same bus out to channels. 
The current Von Neumann, single bus minicomputers have 
reached their performance limits for two reasons. First, 
multiple processors are needed to boost raw MIP rates, and 
second, more related to CIG applications, the system 
execution bus, serving as both the CPU and external data 
transfer communication media, becomes a bottleneck. In this 
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manner the bandwidth of the system processor bus constrains 
system performance. 
A new Frame 1 multiprocessor architecture is based on 
MultiBus II. [l] Computational demands and board-level 
modularity requirements are thus met. The data flow 
requirements to frames 2 and 3 are . addressed in this 
document, with a MultiBus II host bus as a given. 
[l] MultiBus II is a trademark of the Intel Corporation. 
CHAPTER I, BUS EVALUATION AND SELECTION 
The foundation for the new peripheral subsystem design 
must be selected. Propriet~ry buses, though they frequently 
offer application-specific performance advantages and a 
method to lock-out competitors, were not investigated. The 
ability to augment a bus definition to affect price or 
performance is lost, but multiple vendor availability is 
gained. Thus the scope of this evaluation covers only 
defacto industry standard and ANSI approved buses. Only 
those supporting disk storage media were evaluated. They 
include: 
1. ESDI, 
2. IPI, 
3. ISI, 
4. Pertee, 
5. SCSI, 
6. ST506/ST412, 
7. SMD and 
8. SMD-E/HSMD. 
The selection criterion is generated from next-generation 
CIG application requirements, as well as the market place. 
CIG Front-End Processor Peripheral Subsystem 
Figure 1 is a block diagram of a CIG typical to · the 
industry. It details . the major blocks and connectiivity of 
·the front-end processor or Frame 1. The nomenclature is 
parochial to General Electric in Daytona Beach, Florida, but 
the basic architecture exists throughout the industry (Moon 
4 
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1985: Parkinson 1985). The peripheral subsystem is accessed 
via a host bus adapter, resident 
bus. This figure illustrates 
on the system processor 
why the disk data must be 
brought on to the system bus, as it is the medium for all 
data exchanges. This burdens the system bus with two times 
the disk data rate or bandwidth, leaving less bandwidth for 
processor task execution. The system processor accesses 
executable images resident in global . memory over the same 
system bus. As long as the sum of processor performance 
(MIPs), data rate and bus protocol overhead is below the 
maximum bandwidth of the system bus, no processor wait-
states or bus contention problems exist. 
The Gould SEL model 32/9705 minicomputer can be used to 
illustrate this bus contention problem. The 32/9705 is the 
most common proc~ssor shipped as CIG front-ends throughout 
the industry (Peck 1986}. Figure 2 is a simplified block 
diagram of the 32/9705. Major elements include the 32-bit 
CPU, global memory board, disk controller and HSD channels, 
each a 32-bit wide DMA interface, all located on the systems 
SEL Bus. For this analysis (Pandya 1986), the presence of a 
magnetic tape resource is · neg 1 ected, as a non-real time 
utility. The disk controller streams data onto the SEL Bus 
almost continuously with an aggregate of 1.2 MB/s. The net 
data flow is split equally between out-going, HSD (a 
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Figure 1. A T~p1cal CIG Block Diagram. 
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proprietary SEL data bus) channel A and· B data flow. These 
operate at aggregate 1.2 MB/s, with 50% duty cycles. The 
MPCI · interface channel provides a necessary media 
communication with external computer simulations of vehicle 
and threat dynamics. Gould specifies the SEL Bus bandwidth 
at 26.7 MB/s. The peripheral interfaces (MPCI, HSD) operate 
at peak data rates twice that of their aggregate, determined 
analytically. 
The SEL 32/9705 processor operates with a 300 ns, 32-
bit instruction and data fetch cycle times. This translates 
to a memory to CPU data rate of 33.3 MHz, or 13.3 MB/sec 
across the 32-bit SEL Bus. It is fair to assume a 7.0% 
overhead for bus collision (Pandya, 1986). The 32 KB cache 
memory of the 32/9705 is neglected to further insure a 
worst-case analysis. Figure 3 summarizes SEL Bus usage with 
the current CIG computational and peripheral requirements. 
Peripheral Subsystem Requirements 
Requirements for increased realtime scene realism 
directly impact CIG DMA (direct memory access), data 
transfer metrics. The subordinate peripheral subsystem must 
be capable of supplying the Frame 2 and 3 dual-ported 
memories with the appropriate data. The bulk of the data to 
be transferred is static in nature. It resides on magnetic 
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Figure 3. Bus Usage on the Gould SEL Model 32/9705. 
disks in the form of Frame 2 and Frame 3 environmental and 
shading, color and texture data bases, respectively. Static 
data represents roughly 90% (Steiner 1986) of the data to be 
sent to the Frame 2 and 3 special purpose computers in a 
General Electric Company, Daytona Beach, Florida, CIG 
system. The balance of the data is dynamic in nature, being 
calculated on a per-frame basis by Frame 1. 
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The Frame 2 database format found on the disk allows 
for a compact representation of data. An Environmental Data 
Block, or EDB, is a fundamental unit of database. One EDB 
can represent anywhere from one to eight square miles of 
scenery, depending on environmental face density, 
referencing other features and libraries loaded in Frame 2. 
The default size of an EDB is currently 4 KB. 
For purposes of discussion, the on-line storage 
capacity of Frame 2 is limitless. A contemporary fighter 
jet is proposed, f l.ying a nap-of-earth mission, with a 
high-resolution visibility of four by four or 16 square 
miles, a conservative figure • . A worst-case analysis 
requires that the total field of view be updated every field 
refresh time or 16.7 ms. An environmental update rate of 16 
EDBs per 16.7 ms field time yields 
4 KB 16 EDBs 
x = 3.8 MB/s ( 1 ) 
EDB 16.7 ms 
of data flow. Current single-head technology magnetic disk 
drives cannot meet this requirement. 
The Frame 2 environmental update rate of 3.8 MB/s could 
be attained through application of multiple magnetic disk 
read heads operating simultaneously. 
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This could be realized with multiple conventional, single-
head drives or drives with multiple heads per spindle (CDC 
1985) cascaded off of a conventional peripheral bus. 
The second data transfer requirement for the next 
generation CIG peripheral subsystem is the transfer of 
shading, color and texture information from disk(s) to Frame 
3. New texture and shading techniques (Steiner 1985) 
require large amounts of data from disk to facilitate 
photographic realism. The current technique employed by 
General Electric's Compu-SCENE family of CIGs downloads 
digitized photographs of .objects to Frame 3, to be scaled, 
culled, clipped and mixed, then placed on visible faces. 
This technique is known as cell texturing. The net 
processing time for Frame 3 is reduced by virtue of 
information native to these cell maps. In the past, this 
technique has been sparsely applied, with Frame 3 architects 
opting to compute objects in terms of edges and faces in 
real-time. 
The next generation of Compu-SCENE product wi 11 require 
one 512 by 512 color pixel cell map to be updated every 30 
Hz frame time (Chandler 1986). With 30 Hz interlaced, 8-bit 
color display system, and a small 512 by 512 pixel map, the 
net data rate becomes 
512 x 512 x 8 bits x 30 Hz = 7.9 MB/s. (2) 
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Hence the Frame 3 data transfers have been identified as the 
hardest to realize. 
Besides meeting data transfer rates, the next-
generation peripheral subsystem must: 
o be capable of meeting increasing source/destination 
distances, i.e., longer cable, 
o provide for modularity in peripherals similar to that 
inherent in the Frame 1 approach where computational 
and other resources can be added or subtracted, board 
by board, as needed, 
o make use of today's products, while foreseeing vendor 
compatibility for the future, thus allowing the bus to 
keep pace with technology, to provide the longest 
possible life-span, 
o be, or promise to be, an industry or ANSI standard 
interface and 
o demonstrate a high level of intelligence or device 
independence at the host. 
Peripheral Interface Evaluation 
The modular, multiple bus architecture now evolving 
requires the evaluation of peripheral bus structures and 
protocols. A survey of the industry, while applying the 
above constraints, generates the following candidates: 
1. ESDI, 
2. !PI, 
3. !SI, 
4. Pertee, 
5. SCSI, 
6. ST506/ST412, 
7. SMD 
8. SMD-E/~?MD. 
The candidates represent the broad cross-section of 
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characteristics; ranging from serial in nature to 16-bits 
wide while they vary in levels of protocol intelligence. 
Each candidate wi 11 be evaluated in the five categories 
discussed in the Peripheral Subsystem Requirements section: 
o speed, 
o cable length, 
o connectivity, 
o standardization 
o level of intelligence. 
Interface Overview 
The Enhanced Small Device Interface (ESDI) is a serial 
bus, with 16-bit transfer packets, supporting a drive 
specific protocol. It is a hybrid of the well-established 
SMD and ST506/ST412 interface standards. Data separators 
and commands have been added to provide reduced operating 
system software overhead as well as allow extension to 
optical disk and tape drive interfaces. ESDI is the leading 
interface for today's 5.25 inch Winchester drives. The 
timing dependent state machine foundation supports average 
drive head seek latencies above 30 ms only. 
The Intelligent Peripheral Interface (!PI) is a 16-bit 
bus with physical and logical layers of interface 
definition. It is a successor to Control Data Corporation's 
(CDC) ISI interface. IPI is targeted at all types of 
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peripherals with device generic command sets for disk, 
and communication peripherals already in existence. 
enjoying a small but growing acceptance in the 
tape 
It is 
high 
performance disk drive, super-mini and main frame markets 
(Allan 1986). Drives, controllers and hosts reside on the 
same physical interface, with different command syntax but 
identical protocol. Multi-porting, controller command 
queuing, controller-supported ECC and error retry, 
controller disconnect and data streaming are some of the 
features that off-load host system software. 
The Intelligent Standard Interface (ISI) is also a high 
performance 16-bit bus, very similar to the IPI bus. It was 
the second choice of the ANSI committee in the late 1970s 
that selected !PI to be developed for the 1990s. IPI 
analogies exist for IPI levels 0,1 and 3 only the 
electrical/mechanical, state machine and disk drive generic 
interface levels, respectively. CDC is the only surviving 
proponent of IS! shipping high-speed, parallel-head drives 
on this interface. Poor high level command definitions and 
electrical/mechanical characteristics caused its demise. 
The Small Computer System Interface (SCSI) is an 8-bit, 
medium performance bus 
computer systems. SCSI 
computers nor tomorrow's 
because of bandwidth and 
designed to fit into today's small 
wi 11 not appear in main frame 
high-end drives or controllers 
cable length limitations. The 
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interface supports controller command queuing and 
optimization, controller disconnect and data streaming. The 
trend is for drive-embedded SCSI, comparable to the IPI 
physical and lower logical levels, being controlled directly 
from an SCSI host bus adapter. Several SCSI permutations 
have appeared on the market, being totally incompatible. 
ANSI has attempted to rectify this by defining a mandatory 
common command set. The results are yet unclear. 
ST506 and ST412 are standard, serial drive interfaces. 
The installed customer base and peripheral availability is 
tremendous. Today, SMD, Pertee and ST506 and ST412 drive 
shipments dominate the market where data rates are not 
critical (Allan 1986). ST506 and ST412 are device specific, 
software intensive interfaces, prominent in the low-
performance, business computer market. It appears on 85 to 
200 MB, 5.25 inch Winchester drives in applications where 
seek latencies of the 30 ms order are acceptable, like 
UNIX-based [2] personal and minicomputers. It is a 
frequency modulated interface. 
The Storage Module Drive (SMD) is a serial drive 
interface, developed by CDC -for the high performance disks 
of the 1970s. Virtually all drives in the hundreds of 
megabytes class ship with a SMD interface option. 
[2] UNIX is a trademark of AT&T 
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SMD-0, SMD-E and HSMD are speed extensions of the SMD, 
thus prolonging the life of SMD controller and drive logic. 
Minor modifications to the state machine are required, with 
major revisions to the electrical/mechanical characteristics 
of the bus. 
Speed 
Table 1 summarizes the raw bandwidths of the candidate 
interfaces. No bus overhead is accounted for. The 
preceding paragraphs should influence the interpretation of 
this data. 
PERIPHERAL 
BUS 
ESDI 
IPI 
I SI 
SCSI 
ST506/ST412 
SMD 
SMD-E/HSMD 
TABLE 1 
PERIPHERAL BUS MAXIMUM SPEEDS 
MAXIMUM SPEED 
7.5 and 10 Mb/s 
depending on disk rotational speed 
5 and 20 MB/s, interlocked and streaming 
5 and 13 MB/s, interlocked and streaming 
1.5 and 4 MB/s, asynchronous and sync. 
5 Mb/s 
10 Mb/s 
15, 18, 20 and 24 Mb/sec 
depending on disk rotational speed 
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The electromechanical bus bandwidth limitations are not 
the only speed-limiting factors. New developmnets in disk 
drive technology such as Run Length Limited {RLL) codes, 
plated media and thin-film heads all yield more bits per 
inch. A peripheral bus must meet the higher data rates 
prescribed by these enhancements to remain competitive. 
Increased rotational speeds above the classic 3600 rpm 
cannot be anticipated in the near future. 
Aggragate data rate is a better measure of useable 
speed. Higher aagragate data rates are available through a 
second approach. By reducing the mechanical delays at the 
drive, incurred by seeks and idle rotations, the bus can be 
more fully utilized by realizing disk I/O requests in back 
to back data streams or burst transfers. 
Three diffe'rent techniques are available to reduce 
mechanical delays at the drive: 
1. seek optimization, i.e., elevator seeking, seek 
overlapping, 
2. data caching, read ahead or sector caching types 
and 
3. rotational optimization via rotational position 
sensing. 
Each of these demand high levels of interface intelligence. 
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In order to support any of these techniques, the serial 
interfaces burden the host to various degrees. There are 
facilities within SCSI, IPI and !SI to allow the controller 
to overlap head seeks, thereby altering the order of queued 
controller requests to provide for smooth head seeks across 
the platters. 
Cable Length 
Table 2 summarizes the cable lengths specified by the 
various buses, including the required driver types. 
TABLE 2 
PERIPHERAL BUS CABLE LENGTH 
PERIPHERAL BUS CABLE LENGTH 
ESDI 3 meters (10 feet) 
IPI-1 5 meters (16 feet) 3 state 
50 meters (164 feet) differential 
65 meters (213 feet) open emitter 
twisted pair 
125 meters (410 feet) open emitter 
coax cable 
ISI 15 meters (49 feet) open co 11 ector 
twisted pair 
SCSI 6 meters (20 feet) open ended 
25 meters (82 feet) differential 
ST506/ST412 3 meters (10 feet) 
SMD 15 meters (50 feet) 
SMD-E/HSMD 15 meters (50 feet) 
19 
Connectivity 
The prime connectivity consideration is the controller 
and drive address space accessible from the host. The 
number of peripherals available to one host over one bus is 
important to CIG as multiple Frame 2 and 3 targets could 
exist. A wide range of configuration choices must be 
available to address the performance modularity of the 
target Frame 1. Bulk storage, data retrieval latency and 
bandwidth are all subordinate issues. A system designer 
must be able to: 
1. configure multiple I/O or peripheral buses off the 
host via multiple host bus adapters, 
2. attach multiple disk controllers off each bus, 
and/or 
3. attach multiple devices off each controller. 
Each peripheral bus has its own limitations in this 
area. Table 3 summarizes the interconnect capabilities of 
each interface. The metrics represented are not necessarily 
slaved to bus characteristics, but may be generated by 
standards generated by the industry. In other words, this 
i~ what you can buy and integrate today. 
The serial interfaces lend themselves to cheaper 
interconnect hardware. The parallel media - IPI, ISI and 
SCSI - each require more expensive cables and connectors. 
TABLE 3 
PERIPHERAL BUS CONNECTIVITY 
PERIPHERAL CONNECTIVITY 
BUS 
ESDI host bus to ESDI port adapter, 
8 devices per port 
IPI host bus to IPI-3 port adapter, 
8 disk controllers 
per port, 8 disk drives per controller 
ISI host bus to IS! port adapter, 
1 drive per port 
SCSI multiple host bus to SCSI port adapters, 
8 devices .per port 
ST506/ST412 host bus to ESDI port adapter, 
8 devices per port 
SMD host bus to SMD port adapter, 
8 devices per port 
SMD-E/HSMD host bus to SMD-E/HSMD port adapter, 
8 devices per port 
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IS! and IPI use the economical subminiature 'D' type 
connectors. 
Standardization 
For the peripheral subsystem to take advantage of 
competitive pricing and availability, the peripheral bus 
must be commercially available and standardized. Table 4 
summarizes the status of each interface from the commercial 
prospective. 
21 
TABLE 4 
PERIPHERAL BUS STANDARDIZATION 
PERIPHERAL STANDARD AND STATUS 
BUS 
ESDI Industry Defacto, excellent vendor compatibility 
IPI ISO - IPI Physical Interface IPI-0,1 N351 rev 1 
IPI-2 Magnetic Disk N353 rev 1 
IPI-3 Magnetic and Optical Disk N354 rev 1 
IPI-3 Magnetic Tape N355 rev 1 
IPI-3 Communications N356 rev 1 
ANSC - X3T9.3 Committee 
ANSI - IPI Physical Interface IPI-0,1 BSR X3.129 
rev 12A 
IPI-2 Magnetic Disk BSR X3.130 
IPI-3 Magnetic and Optical Disk BSR X3.132 
rev 5 
IPI-3 Magnetic Tape BSR X3.147 rev 3A 
IPI-3 Communications BSR X3.??? 
(reviewed 2/28/86) 
ISI CDC Specific 
SCSI ISO - SCSI N349 rev 2 
ANSC - X3T9.2 Committee 
ANSI - SCSI BSR X3.131-198 rev 17B 
ANSI - Common Command Set Definition rev 4 
Industry Defacto, 
growing vendor compatibility 
ST506/ST412 Industry Defacto, 
excellent vendor compatibility 
SMD CDC 
ISO - "Fast Track" Validation Procedure 
(Al l an 86) 
SMD-E/HSMD CDC, IBM 
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Level of Intelligence 
When refering to peripheral interfaces, intelligence is 
the level of abstraction at which communication is carried 
out between sending and receiving agents. It is 
proportional to the communication layers established by OSI. 
The . minicomputer and mainframe manufacturing industries 
have one paramount problem with intelligent interfaces: 
existing application tasks must be retrofitted. The 
installed customer base must be able to interface with the 
new, smarter peripheral subsystem transparently. In the 
case of IBM's main frame family (Roberts 1986), a layer of 
microcoded 
application 
command set. 
intelligence is required to map existing 
driver calls into the IPI-3 device generic disk 
Defect management has historically been a host task. 
As technological developments push up bits per inch (BPI) 
values, error correction/detection, flaw management and 
media-defect management become more complex. A greater 
number of flaws, affecting more data bits, wi 11 occur with 
increasing frequency. Due to the infinite number of 
situations and correction schemes, solutions wi 11 continue 
to be unique at the vendor and product levels. This forces 
the controller/drive portion of the system to perform defect 
management to allow the system to endure. 
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Comprehensive flaw management facilities are neither 
defined or available with SCSI controllers. In both IPI and 
ISI, slaves support · commands to format and certify the 
media. The slave, with drive cooperation, uses the results 
of this certification for realtime media flaw management. 
In this manner the system sees disks as contiguous, flawless 
storage devices, presenting, with minor exceptions, perfect 
data. It is obvious that flaw management is handled more 
efficiently in hardware or firmware local to the media. 
This applies to IPI Level 2, as ANSI specified "defect 
management - defect skipping, revectoring, spare sectors" to 
occur at the slave or controller, optionally at the drive. 
This is transparent at host interface Level 3. Multiple-
tiered mechanisms for reallocating flawed areas, including 
sector sparing and cylinder slipping, can be applied fast 
locally, with no latency to acces.s real located information 
at the host. This type of scheme would be virtually 
impossible to implement in an SMD, enhanced SMD, ESDI, 
ST506/ST412 or Pertee type of subsystem due to their serial, 
lower intelligence nature. Currently available SCSI 
controllers sti 11 off-load this to the host, though the 
interface does have built-in .flaw management paradigms. 
A typical serial interface controller performs error 
detection, with correction and retries solicited by the 
host. Most SCSI and ESDI subsystems perform various levels 
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of error correction/detection at the controller level. Most 
require host cooperation for correction and retries. ISI 
and IPI implementations provide total host isolation from 
these tasks. In a high-performance environment this needs 
to be totally invisible to the host. 
Results 
The serial interfaces; ST506/ST412, ESDI, SMD and SMD-
E/HSMD, all require physical count and address information 
in , commands in host/controller communication. The 
controller handles the serializing/deserializing of data to 
and from disk. In other words,. host system software 
drivers, and possibly even application software, need to 
exercise intimate control of the numbers of cylinders, 
tracks and sectors on each drive. This puts a predictable 
but unnecessary .load on the host. 
Typical IPI or ISI systems may seem more complex than 
SMD, ESDI or SCSI systems as (IPI and ISI) contain more 
logical elements, with layered partitions and definitions. 
This serves to make the interface from the slave to the · 
drive transparent to the system integrator. Total 
transparency occurs if the. disk drive facility contains 
embedded slave or controller capabilities, where no 
knowledge of the lower level interface is required. Lacking 
embedded intelligence, a single slave, controlling multiple 
facilities, is addressed as one IPI or ISI device. In this 
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type of configuration, many traditional system software 
tasks become responsibilities of the slave or drive. 
Operating system compatibility is a key issue in 
implementing I/O requests over a bus. Implementing a 
device-level peripheral interface for the first time on a 
system generates two large non-recurring development costs: 
o driver development - a driver must be developed for 
every unique peripheral on the bus, for real-time 
operating system compatibility this is expensive, 
and 
o system performance - the added delay of an operat-
ing system driver implemented in software, as op-
posed to hardware or firmware, reduces I/O effi-
ciency, generating the need for more hardware. 
If a disk drive or controller does house remote 
intelligence, it can be judged by the degree of intelligence 
in contains, or more specifically the number of actions or 
commands presented on its interface. In the IPI world this 
type of peripheral is called an embedded slave/facility. 
With levels of intelligence on the rise, a better way 
to phrase the question is, "What bus supports the higher 
level commands ?". Any of . the above interfaces would 
suffice, but which one provides for the most efficient use 
of host or master CPU resources~ ·Two interfaces place as 
winners in this category: IPI and ISI. SMD, enhanced SMDs, 
ST506/ST412, SCSI and ESDI do not have a level of command 
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intelligence or host access comparable to ISI or IPI Level 
3. These are similar in abstraction to the IPI Level 2 
device specific command sets. 
Peripheral Interface Selection 
IPI is in all areas a superior bus, physically and 
logically. A review of the ANSI documents reveals that an 
IPI bus, single master and multiple slaves, each allowing 
cascaded facilities, is the only long-term solution for CIG 
applications requiring a lot of data fast. SCSI is the 
runner-up, falling short in speed, connectivity and level of 
intelligence. Many see SCSI as the replacement for SMD, 
given new drive and media technology speed requirements. If 
this were purely a financial decision, SCSI, with all of the 
vendor and silicon design support, would be the obvious 
winner. Four technical drawbacks to a SCSI implementation 
exist: 
1. disparity between vendor realizations, 
2. defacto data transfer limits of 1.5 Mbyte/sec, but 
wi 11 eventually reach 5 Mbyte/sec in a non-ANSI 
mode 
3 • cable lengths: 6 and 25 
differential, with the 
supported in industry 
meters, single-ended and 
differential mode not yet 
4. classical flaw detection and management burdens 
host or master 
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IPI implementations are guaranteed to provide high data 
bandwidths, slave/slave transfers, slave/master transfers, 
host/slave selection, disconnect and reselection, command 
queuing/optimization, error correction at the slave level. 
It is feasible to provide most of these with SCSI, but SCSI 
was not specified to do all these conveniently. It is a 
small computer interface, not intended for high performance, 
large systems. The migration of intelligence to embedded 
intelligence evident in IP! is the way of the future. SCSI 
does not provide this avenue of growth as IPI-3 does. IPI-2 
and IPI-3 can exist on the same bus, allowing an economical, 
repeated implementation of channels in a given system. _ 
At a recent IPI Forum, the !PI market for 1990 was 
projected at over 1.5 billion dollars, with IPI-2 products 
dominating. Doubts arose over the extent of IPI-3 
integration as cheap custom controllers will be available. 
Questions also arouse about the market to be taken by host 
bus adapters, SCSI adapters specifically. SCSI is as close 
to a future industry standard as wi 11 exist for hard-disk 
interfaces. Many controller and drive manufactures have 
internal chip(s) designed to embed SCSI intelligence. This 
biings costs down. SCSI intelligence for all types of 
peripherals wi 11 appear in a couple years. SCSI is a 
moderately flexible bus. Popular local area network 
interfaces are even being developed, with silicon by '86. 
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SCSI is not a high-performance bus. Present electrical and 
mechanical restrictions keep it from tracking the drive 
technology. IPI wi 11 isolate CIG systems from obsolescence 
longer. It is anticipated that the vendor and subsequent 
system designer acceptance SCSI is now enjoying wi 11 arrive 
for IPI in a few years. IPI and SCSI wi 11 coexist, with IPI 
the only alternative to current high-performance 
applications. 
CHAPTER II, INTELLIGENT PERIPHERAL INTERFACE IMPLEMENTATION 
The ANSI IPI definition is embodied by four levels of 
abstraction. IPI-0 represents the electrical and mechanical 
specifications. IPI-1 defines . the finite state machine 
protocol. IPI-2 embodies device specific operations while 
IPI-3 defines several (evolving) classes of device generic, 
media or peripheral independent operations. A full 
implementation represents a 16-bit parallel interface, 
intelligent peripheral subsystem. 
Intelligent Peripheral Interface Bus Overview 
Preliminary working documents for the ANSI (or ANSC) 
X3T9.3 interface serve as the basis for this overview. The 
new embedded slave/facility tape and hard disk drives that 
understand IPI, implement subsets of these specifications, 
demonstrating IPI to be real in the 1980s and 1990s. 
IPI is a 16-bit bus with various levels of interface 
defined and available on the same physical bus ranging from 
very high to low. Data transfer rates can be in excess of 10 
Mbyte/sec in the non-interlocked data streaming mode. IPI 
is targeted at all types of peripherals. Small but growing 
acceptance in the high performance disk drive products 
exists. IPI is ANSI supported with ANSI X3T9.3 authored by 
representatives of several of the high performance drive and 
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controller companies. It has already survived one contest 
with its predecessor, the ISI bus. An IPI disk drive with 
embedded controller intelligence or slave/facility 
combination, is manipulated by a master located anywhere in 
a system with levels of intelligence matching that of the 
peripherals to be controlled. Up to 128 peripherals can be 
attached to one master, that is, up to eight slaves per IPI 
system with up to 16 devices each. For bus arbitration the 
master can interrupt any slave's transaction. Multi-
porting, slave command queuing, reordering, command passing 
followed by slave disconnect, slave/slave transfers and data 
streaming are all designed into the specification. 
IPI Nomenclature 
The following brief definitions wi 11 serve useful in 
the rest of this document. IPI is defined to operate using 
three logical, ~omputer system elements: 
master - manages the slave(s) and is 
control of the interface. It 
responsibility to operate the slave(s) 
capabilities. 
responsible for the 
is the masters's 
according to their 
slave managed by the master, may or may not have 
intelligence, depending on the command set it is capable of 
executing. In an intelligent configuration it can support a 
master which is oriented to generic device characteristics 
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such as a magnetic disk with 22,000 blocks of data, each 512 
bytes long. In a device-oriented configuration it can 
support a master oriented to specific device 
characteristics, e.g., a magnetic disk with 10,000 
bytes/track, 7 tracks/cylinder, 500 cylinders/actuator. A 
facility is addressable through the slave. 
facility addressable through the slave. It is the 
responsibility of the slave to manage the facility. A 
facility may or may not have generic functionality and may 
or may not be a device. 
Other keywords wi 11 be used throughout this document: 
Data - information transferred over the Physical Interface, 
other than that defined as Operation Commands and Operation 
Responses by the Logical Interface. Data is comprised of 
Data In and Data Out transfers, into and out of the master, 
respectively. 
Dual Octet Mode (OOM) - a mode of Information Transfer which 
uses both BUSes A and B in a bidirectional manner, to 
transfer 16 bit wide information between master and slave. 
Iriformation Transfer - inter~hanges across the interface 
associated with the Logical Interface (i.e., Operation 
Commands, Operations Responses Data In and Data Out). 
Interlocked - transfers across the interface that require 
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handshake signals between the master and slave are framed by 
the exchange of control tokens or bits. 
Logical Interface - refers collectively to all protocol 
higher in hierarchy than the Physical Interface. 
octet - the 16 bit parallel IPI bus is split into 2 eight-
bit octets, BUSes A and B. 
Operation Commands commands issued by the 
initiate 
Physical 
some specific 
Interface and 
Interface function. 
operation which is 
is associated with 
master to 
outside the 
a Logical 
Operation Response - a slave's response to an Operation 
Command, associated with the Logical Interface. 
perfect data - ~ata streamed off the medium after error 
detection and correcti-0n has been performed. 
Physical Interface - the mechanical, electrical and bus 
protocol characteristics found in IPI Levels 0 and 1. 
raw data - data as it appears when streamed off the storage 
medium, no error detection or correction performed. 
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Single Octet Mode - a mode of Information Transfer which 
uses BUS A in a unidirectional manner to transfer 8 bits of 
information from master to slave, with BUS B 
unidirectionally transferring 8 bits of information from 
slave to master. 
Features 
The IPI is designed with the following features in 
mind: 
o State machine - only one control signal may transi-
tion at time, except during data streaming and 
off-line maintenance modes, . 
o Single or dual octet transfers, presently 16 bit 
wide transfers are the maximum 
o Data rates of at least 10 megabytes per second 
o Cable lengths from 5 to 125 meters depending on ca-
ble type and transmitter 
o Low cost, commonly available components (soon) 
o High level of maintainability and availability 
(soon) 
o A multi level command structure allowing different 
levels of intelligence in peripherals on the same 
bus 
o A·definition which facilitates evolutionary changes 
in levels with minimal impact on software and 
hardware components, and · 
o Definitions supporting an -extensive group of peri-
. pheral devices including: all types of disks and 
tapes, communications equipment, printers, etc., 
with a common base of hardware and software inter-
face. 
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A Layered Definition 
IPI is defined in a layered manner with the physical 
and logical layers containing several different levels of 
specification. The Logical Interface uses the Physical 
Interface to transfer information between the master and 
slave. Note that master and slave do not necessarily 
pertain to hosts, controllers or drives. The Logical 
Int~rface operates independently of the Physical Interface 
and consists of a repertoire of Operation Commands and 
Operation Responses which control various types of slaves 
and facilities. 
Variations within the command definitions of the 
Logical Interface include buffered or unbuffered units, 
different facility types, hardware or microprocessor 
implementation of the interface, etc. The IPI physical, 
state machine, protocol and logical layers mimics the 
OSI/ISO standard communication model, . layers l through 4. 
The layered approach to functionality is described by 
the following levels: 
Level 0 refers to the electrical and mechanical 
characteristics of the Physical Interface. 
Level l - refers to the bus states, sequences and other 
rules (excepting electrical and mechanical characteristics 
of Level 0) that govern the use of the Physical Interface. 
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Level 2 - a device level protocol interface where the master 
is aware of the specific characteristics of the device(s) 
under its control, a device interface for real-time 
peripheral control. 
Level 3 - an intelligent interface oriented to the generic 
characteristics of all peripheral device types, but not the 
device's unique characteristics. It is completely shielded 
from the physical characteristics of the peripheral. A 
controller implementing this level has buffering and command 
stacking, thus preventing the host from any realtime control 
short of processing interrupts. It consists of 45 opcodes 
to date, with only a subset required to adequately perform 
most all contemporary storage facility functions. 
Higher Levels though specified, the intelligence and 
specific nature ' of these characteristics wi 11 not be in the 
marketplace in the near future. They all build on Level 3 
and embody data sensitive actions, file structure and 
organization embedded in the slave. 
Figure 4 illustrates the relationship of the levels to each 
other. 
To maintain versatility, device specific and device 
generic command sets are defined, both using the same 
physical bus. A system is not restricted to the use of one 
level of command set or the other, though only one may be 
Level 2 
device specific commands 
timing critical 
physical addressing 
physical volumes 
can use Command Parameters 
and Bus Control Commands 
Level 3 
buffered communication 
command stacking 
command queuing 
device generic commands 
limited specific commands 
timing independence 
logical addressing 
physical volumes 
can use Message Packet 
paradigm 
Level 1 - state machine and bus protocol definitions 
Level 0 - cables, connectors and drivers/receivers 
Figure 4. IPI Level Relationships and Summaries. 
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active at a given instant. Several may be used 
simultaneously ·to optimize performance, cost and peripheral 
availability. During system evolution, the host may, for 
example, migrate from device specific to generic while 
retaining the same physical interface. 
The Physical Interface, the Device Specific Command Set 
Levels 0, 1 and 2 are embodied in the Physical 
Interface. The IPI bus consists of one 50-wire cable, with 
six handshake signals and a 16-bit data path with parity. 
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The purpose of the interface is to exchange information 
between connected machines, and meet the criterion of: 
Content Independence - allow the interface operation to not 
be affected by the contents of the Information Transfer. 
Speed Independence - make control of the interface timing 
independent for handling the interface protocol. 
Protocol Integrity - protocol sequence integrity must be 
ensured by requiring each signal change be handshaked. No 
more than one signal can change at a time, except during 
optional Data Streaming and off-line modes. 
Physical Interface Characteristics 
The following is an abbreviated list of the physical 
attributes of the IPI. 
o Device-oriented control 
o Physical data addressing 
o Timing critical operations 
o Lower device cost (than Logical Interface, Level 3) 
o Master/slave mode of execution 
o One master only 
o A daisy chained cable consisting of 24 signals 
o Up to 8 slaves allowed, with up to 16 facilities 
per slave 
o Bus exchanges are used to frame Information 
Transfers and are executed only as interlocked and 
unidirectional 
o Information Transfers occur usi~g either the uni-
directional configuration or in a 16-bit bidirec-
tional configuration. The two can coexist on the 
same cable. 
o Information Transfers can be terminated in either 
direction by either the master or slave. 
o Information Transfers are synchronous and inter-
locked except during Data Streaming. 
o Except for selection, a master can allocate control 
of interface functions to a dominant slave. 
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The Logical Interface, Using the Device Generic Command Set 
The master and slave of the Level 2 environment are the 
slave and facility of a Level 3 environment. There are no 
facilities in the Level 2 environm~nt. The Logical Interface 
effectively distributes communication tasks to either the 
master (controller) or slave (device). The master must 
perform: 
o data buffering 
o data management - interleaving 
o header management 
o defect management - defect skipping, revectoring, 
spare sectors 
o error correction and detection - retries, ECC, CRC 
o command generation 
The slave responsibilities include: 
o sectoring - hard and I or soft, variable or fixed 
o formatting - multiple fields, variable or fixed 
o gap measurement PLO, pads, inter-field gaps 
write-read recovery 
o read gate and write gate control 
o PLO, bit and octet synchronization and pattern 
writing 
o header verification for write 
o command execution 
o response generation 
o optional error detection and correction 
o optional dual port 
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The device ~eneric command set provides for a higher 
level of functionality and portability. It includes: 
host/device independence, 
logical data addressing, 
timing independence, 
command queuing capability, 
slave control - exerted by the master through Bus Controls 
initiating the Bus Exchanges for command plus response and 
data transfers. The Bus Controls incorporate coding which 
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identifies the particular command, response and data type. 
The Command Controls specify the command type being sent to 
the slave, while the Response Controls specify the response 
to be read from the slave. The Data Controls specify the 
operation on the fields of a disk sector and their operation 
with respect to the start of a sector. 
Information Transfer - makes use of the Double Octet mode to 
transfer 16-bit information. Data is transferred in the 
Data Streaming mode, Commands and Responses are transferred 
in the interlocked mode. 
Data Transfers - a master reads and writes on the disk by 
issuing Data Controls while staying oriented with the 
rotation of the disk. No addresses or octet counts are 
involved with the Data Controls. Operations are on whole 
fields and include: field read, write and skip operations. 
Field sizes include any master managed ECC and CRC. 
Format Control - organization of sectors and the number of 
sectors per track are controlled by a Format Specification, 
which may be mutually derived by both slave and master. The 
specification dictates the number of fields per sector, the 
length of each field and the · number of sectors per track. 
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Frame 1 Peripheral Subsystem 
A disk drive with controller on the peripheral 
interface to a CPU master can and must provide: 
o configuration flexibility, effective marketing re-
quires configurations having between 0 and 128 
drives from one CPU, 
o transparent, intelligent caching (sector, look-
ahead) 
o built-in error detection and correction 
o device-generic opcodes and qualifiers communication 
o full master selection/disconnect facilities 
o slave/slave, slave/master and master/slave communi-
cation types 
o data requests optimized for speed by reordering a 
queue of tasks 
o host notification of task completion by name 
o slave peripheral bus arbitration 
o for the continuous transfer of task data to the 
(opcode specified) IPI location at 10 MHz with no 
breaks, ie. FIFO bursts from the slave/facility. 
CHAPTER III, PERIPHERAL SUBSYSTEM DESIGN ISSUES 
Slave to Slave Transfers 
ANSI optionally allows a dominant slave to take control 
of the interface, assuming the master responsibilities. 
This option, intended for slave/slave transfers, is 
uneconomical to implement as the finite state machine logic 
for bus protocol control doubles for these slave. This 
dominant s~ave/slave option was defined to allow disk and 
tape controller slaves to communicate for disk 
archival/retrieval to tape, in an off-line copy manner. 
For CIG it is essential to implement slave/slave 
transfers without placing added demands on the slaves while 
remaining compatible with the ANSI state machine. This 
mechanism is required to perform static database, shading, 
color and texture information DMA exterior to the system 
bus. A more efficient slave/slave transfer mechanism must 
be defined for the IPI. 
A Non-ANSI Slave/Slave: Broadcast Mode 
A superset of this slave/slave transfer capability, is 
the ability to broadcast data from one slave, via the IPI-3 
bus protocol, to multiple destinations. This type of 
scenario allows identical static disk data or data computed 
by a Frame 1 CPU, to be sent to multiple Frame 2 and 3's. 
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Such a scenario could exist when multiple vehicle missions 
share the same geographic space. As an economy measure, a 
single IPI subsystem could suffice if a slave/slave 
broadcast mode is implemented, thus eliminating redundant 
data transfers and conserving bus bandwidth. 
A technique, compatible with the standard ANSI IPI 
state machine, must be identified to allow a broadcast mode 
between slaves. A normal Selection sequence for a vended 
disk controller slave is as follows: 
Select_Disk_Slave: 
1 master - put slave bit-specific address on BUS A 
and assert SLAVE IN 
2 slave - if addressed, put bit-specific address on 
BUS B and assert SLAVE IN 
This sequence ca~not be modified as vendors will adhere to 
the ANSI mechanism. It can be modified for the Frame 2 and 
3 slave responses as they are of proprietary design: 
Broadcast Select: 
1 master - put nth slave bit-specific address on Bus 
A and assert SLAVE IN 
2 slave - if addressed, put bit-specific address on 
Bus B and assert SLAVE IN 
3 master - assert LSB of user definable Bus Control 
Octet on Bus B, telling the slave to go into a 
broadcast listen mode 
4 master - deassert SLAVE IN 
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In this manner the master can Broadcast_Select all Frame 2 
and 3 slaves required by the Frame 1 application, then 
perform the proper Select Disk_Slave and carry on the 
slave/master data transfer. With the master monitoring data 
integrity and disk slave echoing the proper handshake 
interlocks, the listening slave's copy the information. A 
Broadcast Mode scenario would be: 
Broadcast Mode 
{ 
for slave address l .. LISTEN COUNT 
Broadcast Select: 
Select Disk-Slave: 
commence Bus Control sequence 
keep SELECT OUT asserted 
Information-Transfer: master/slave handshakes 
Deselection: 
for slave address 
Broadcast_Reset: 
Ending Status: 
} 
master resets Bus Control Octet 
deasserts SELECT OUT 
l .. LISTEN COUNT 
commence Bus Control sequence 
master resets all 
slave Control Octets 
provided by slave, 
data integrity check 
Limited Address Space 
The same requirement to support multiple vehicle 
mission simulations generates the need for numerous IPI-3 
slaves on one bus. A typical configuration for high-end 
mission simulation is currently at least two disk drive 
controllers and eight trainee viewpoints. This requires a 
total ten slaves. No solution short of multiple IPI buses 
has been found. 
.,. ·· · 
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Slave Queuing, Order Optimization Dichotomy 
The SCSI and IPI intelligence brings the ability to 
queue commands to the controller. The mechanisms are in 
place within the bus definitions, for the controller 
industry to implement queue optimization algorithms. They 
wi 11 not as this has been deemed too application specific, 
being dependent on application file organization, type of 
optimization required and timing constraints. Both 
interfaces provide the master and slave with rotational 
position sensor data, though in a nondeterministic amount of 
time. This, combined with a disk-physical to logical block 
map, allows a master or slave, armed with a realtime clock, 
to construct and send an optimized command queue. The 
industry assumes this to be a master function (Martin 1986). 
Multiplexing the Master/Slave Interface 
To get the most performance out of a cascade of drives 
and controllers in an IPI subsystem, a queuing theory 
analysis must be performed to maximize bus utilization. 
Parameters such as logical block size, disk file system . 
organization, drive and controller bandwidths, controller 
FIFO capacity, and database layout all must be considered. 
The dynamic nature of the requested data transfer of a CIG 
makes this task a likely candidate for on-line calculation 
as an IPI bus scheduler. 
CHAPTER IV, CONCLUSIONS 
Higher Performance 
IPI was chosen as the optimum bus for a CIG peripheral 
subsystem. The longer cable lengths available with IPI 
allow larger quantities of storage media to be placed on one 
bus and allow the interface to be used as a high-speed data 
transfer channel. A key aspect of the Frame 1 
multiprocessor architecture is modularity. Features and 
performance can be removed or added by altering board type 
and count. The peripheral subsystem must also allow 
application to this broad range of markets. One common 
architecture is selected for economic reasons. Realtime 
digital data transfer rates of 7.9 MB/scan only be realized 
today with multiple-head magnetic disk drives or cascaded 
single-head drives. IPI wi 11 be compatible with and 
available on tomorrow's denser, ·faster media, like plated 
media and thin-film heads. 
Intelligence 
Level of intelligence is an issue in itself. The IPI 
can take advantage of new VLSI while continuing to migrate 
more classically host functions to the drive and controller. 
The benefits include reduction of host computational and bus 
bandwidth resources. Data transfer intensive CIG 
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applications may take place off the system bus. Defect 
management and ECC tasks wi 11 grow proportional to the disk 
drive technology and data transfer rate. The migration of 
these tasks to a separate subsystem becomes almost essential 
to meet CIG data transfer requirements. 
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